Example IP Module

v1.0

October 17, 2024 Wuqiong Zhao

1 Introduction

The "Example IP" is just an example. You will need to create your own IP module to use this class to document it elegantly. This ip-doc class is designed to help you write beautiful documentation for your IP modules, so you can concentrate on contents only. Basic LATEX knowledge is required to use this class. Yet, you may further customize this class to suit your needs.

IP Facts Table	
Name	Example IP
Identifier	org.wqzhao.example_ip
Version	1.0
Author	Wuqiong Zhao (me@wqzhao.org)
Device	AMD UltraScale+
Platform	Vivado
Design Files	Verilog
Simulation Model	Verilog
Constraints File	N/A

I have been working with RFSoC for a while,

and I found that the documentation for IP modules is often not as good as it should be. Therefore, I created this class to make it easier for me to document my custom IP modules. I hope you find it useful too.

This LATEX class is maintained by Teddy van Jerry (Wuqiong Zhao).

2 Features

This module is only an example with minimal features. The features of this IP module are:

- Support AXI4 interface.
- Some features related to LATEX which is unfortunately not hardware.
 - Beautiful documentation for you to concentrate on writing good contents.
 - Easy to use and customize thanks to the LaTeX3 technology.
 - Fully open source and free at https://github.com/Teddy-van-Jerry/ip-doc.
- Other features that you want to impress your users.

3 Usage

3.1 Fundamentals

3.2 Text

The text is in sans-serif font "TeX Gyre Heros," a "Helvetica" clone. Section numbers are in the left margin.

3.2.1 Subsubsection

Here is a subsubsection, the smallest sectioning command that comes with numbering.

Paragraph. Here is a paragraph, which has a run-in header.

3.3 Math

Math fonts are still the serif ones. For example $a^2 + b^2 = c^2$. Display equations can also be used:

$$\int_0^1 x^2 \, \mathrm{d}x = \frac{1}{3}.$$
 (1)

3.4 Figures and Tables

Figures and tables are useful to illustrate your IP module. Figure 1 shows a waveform plot of integrated logic analyzer (ILA) captured QPSK packet.

DAC_vld	
DAC_I[11:0]	
DAC_Q[11:0]	
ADC_I[11:0]	enersenenensenensenenenenenenenenenenene
ADC_Q[11:0]	YON DER VERVEREN VERV
I_16M[15:0]	
Q_16M[15:0]	
clk_1M_out	
I_1M[15:0]	
Q_1M[15:0]	
DAC_bits[1:0]	
DAC_bits[1]	
DAC_bits[0]	
Rx_data_tdata[1:0]	0 1 2 2 3 1 3 2 3 0 3 2 2 3 1 3 2 3 3 3 3 2 3 3 3 3 3 3
Rx_data_tdata[0]	
Rx data tvalid	
Rx_data_tlast	
Rx_data_tuser	
Tx_1bit	
Tx_vld	
Rx_1bit	
Hx_via	

Figure 1: A QPSK packet captured by ILA. [1]

3.5 Margin Note

This class provides ready-to-use margin notes (from the scrartcl base class). You can use $\marginnote{...}$, $\marginpar{...}$, and $\marginline{...}$ to add margin notes.

One special utility provided by this class is the $\labeltext{...}{...}$ command to provide custom labels for reference. One typical use case is to define the device ID. Therefore, with the command $\labeltext{X01}{device:example}$, shown up as X01, you can reference it later in

the document, like X01 (\ref{device:example}). The \deviceID marco is provided for a margin
note with smaller text size. Here is what it looks like when referencing the device ID we previously
defined (\deviceID{\ref{device:example}}), which a hyperlink to the text.

4 Know Issues

- The factstable environment internally uses the wrapstuff package, which may cause some issues. Its position may not be as expected, so you may add parameters to the wrapstuff environment via the first optional argument of the factstable environment. Another known issue is in some places the itemize and enumerate environment has to be separated by a blank line (or \par) from the text.
- 2. The documentation of this class is not complete.

5 Further Readings

TikZ is useful to create beautiful diagrams in $\[MT_EX]$. These can be useful to illustrate the architecture of your IP module. An example paper about high-level-synthesis (HLS) using TikZ is [2], with open access PDF at https://wqzhao.org/assets/zhao2024flexible.pdf.

References

- [1] Wuqiong Zhao. Dual-mode PSK transceiver on SDR with FPGA. https://wqzhao.org/assets/sd r-psk-fpga.pdf, 2024.
- [2] Wuqiong Zhao, Changhan Li, Zhenhao Ji, Zhichen Guo, Xuanbo Chen, You You, Yongming Huang, Xiaohu You, and Chuan Zhang. Flexible high-level synthesis library for linear transformations. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 71(7):3348–3352, July 2024.